











 Conventional digital signal processing architectures introduce data
bottlenecks and are inefficient when dealing with multidimensional
sensory signals
 Architectures adapted to the nature of the stimulus aremore efficient
in terms of power consumption per operation but…
 Concurrent sensing, processing and memory in planar technologies
introduces serious limitations to image resolution and image size via
the penalties in fill factor and pixel pitch
 3D integrated circuit technologies with a dense TSV distribution






















































































































































































































































































































A [Intel 2008] 45n Atom Single‐core 64b 1730 0.038 0.125G 1.32M
B [Intel 2010] 45n Atom dual‐core 64b 1300 0.023 0.160G 1.64M
C [Nvidia 2010] 40n Tegra (2ARM9+8CPU) 32b 1000 0.204 0.047G 4.60M
Digital SIM
D
D [Raab 2003] 350n Parallel array 16 PEs 32b 100 0.080 0.104G 6.60M
E [Komuro 2004] 500n SIMD 64 x 64 PEs 1b 10 140 1.40G 365M
F [Abbo 2007] 180n Xetal‐II Het. Multicore 320PEs 16b 84 4.32 1.45G 178.3M
G [Miao 2008] 180n SIMD 16 x 16 PEs 4b 300 833.3 0.094G 24.4M
H [Zhang 2011] 180n Multi‐level SIMD 32+32 x 128 8b 100 317.5 3.4G 97.8M
Focal‐plane processors
J [Carmona 2003] 500n RD CNN 2 x 32 x 32 cells 8b 10 58.4 0.963G 250M
K [Liñán 2004] 350n Parallel array 128 x 128 cells 8b 100 180 3.20G 82.5M
L [Dudek 2004] 350n Current mode SIMD 39 x 48 PEs 6b 2.5 410 0.513G 104M
M [Gottardi 2009] 350n Parallel array 128 x 64cells 8b 80 409.6 2.8G 4G
N [Lopich 2010] 350n Cellular Proc. 19 x 22 cells 8b 75 85.5 0.25G 38M









































































































Distributed Analog & digital 
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 Conventional data processing architectures introduce data
bottlenecks and are inefficient when dealing with multidimensional
sensory signals
 Architectures adapted to the nature of the stimulus aremore efficient
in terms of power consumption per operation
 Concurrent sensing, processing and memory in planar technologies
introduces serious limitations to image resolution and image size via
the penalties in fill factor and pixel pitch
 3D integrated circuit technologies with a dense TSV distribution
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